
DS1371
Figure 1. Timing Diagram
Power
GND
Oscillator
I2C
Interface
SDA
SCL
V
CC
32-Bit
Counter
Alarm/
Watchdog
Stat/Ctrl
X2
X1
M
U
X
M
U
X
24-Bit
Counter
WDS
÷4
÷4096
1Hz
M
U
X
CLR
8192Hz
4096Hz
1Hz
4096Hz
32,768Hz
÷2
SQW
INT
SQW/INT
N
WACE
WD/ALM
AIE
INTCN
DS1371
Figure 2. Functional Diagram
5 of 15